FAIRCHILD

SEMICONDUCTOR

October 1987 Revised January 1999

MM74C90 • MM74C93 4-Bit Decade Counter • 4-Bit Binary Counter

General Description

The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. The 4-bit decade counter can reset to zero or preset to nine by applying appropriate logic level on the R₀₁, R₀₂, R₉₁ and R₉₂ inputs. Also, a separate flip-flop on the A-bit enables the user to operate it as a divide-by-2, 5 or 10 frequency counter. The 4-bit binary counter can be reset to zero by applying high logic level on inputs R₀₁ and R₀₂, and a separate flip-flop on the A-bit enables the user

to operate it as a divide-by-2, -8, or -16 divider. Counting occurs on the negative going edge of the input pulse. All inputs are protected against static discharge damage.


Features


- Wide supply voltage range: 3V to 15V
- Guaranteed noise margin: 1V
- High noise immunity: 0.45 V_{CC} (typ.)
- Low power compatibility: Fan out of 2 TTL driving 74L
- The MM74C93 follows the MM74L93 Pinout

Ordering Code:

Order Number	Package Number	Package Description
MM74C90N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C93N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Connection Diagrams






© 1999 Fairchild Semiconductor Corporation DS005889.prf

www.fairchildsemi.com

MM74C90 • MM74C93



Truth Tables

MM74C90 4-Bit Decade Counter BCD Count Sequence

Count		Out	tput	
	QD	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	Н
2	L	L	н	L
3	L	L	н	Н
4	L	н	L	L
5	L	н	L	Н
6	L	н	н	L
7	L	н	н	Н
8	н	L	L	L
9	н	L	L	н

 $\begin{array}{l} \mbox{Output} Q_A \mbox{ is connected to Input B for BCD count.} \\ \mbox{H} = \mbox{HIGH Level} \\ \mbox{L} = \mbox{LOW Level} \\ \mbox{X} = \mbox{Irrelevant} \end{array}$

MM74C93 4-Bit Binary Counter Binary Count Sequence

Count	Output					
	Q _D Q _C Q _B Q _A					
0	L	L	L	L		
1	L	L	L	Н		
2	L	L	н	L		
3	L	L	н	Н		
4	L	н	L	L		
5	L	н	L	Н		
6	L	н	н	L		
7	L	н	н	Н		
8	н	L	L	L		
9	н	L	L	н		
10	н	L	н	L		
11	н	L	н	Н		
12	н	н	L	L		
13	н	н	L	н		
14	н	н	н	L		
15	н	н	н	н		

 $\begin{array}{l} \mbox{Output} Q_A \mbox{ is connected to input } B \mbox{ for binary count sequence.} \\ H = HIGH \mbox{Level} \\ L = LOW \mbox{Level} \\ X = Irrelevant \end{array}$

Function Tables

Reset/Count Function Table

	Reset Inputs			Output			
R ₀₁	R ₀₂	R ₉₁	R ₉₂	QD	Q _C	Q _B	Q _A
Н	Н	L	Х	L	L	L	L
н	н	Х	L	L	L	L	L
х	Х	н	н	н	L	L	Н
Х	L	Х	L		Co	unt	
L	Х	L	Х		Co	unt	
L	Х	Х	L		Co	unt	
Х	L	L	Х		Co	unt	

Reset/Count Function Table

-	set outs	Output			
R ₀₁	R ₀₂	Q _D	Q _C	Q _B	Q _A
Н	Н	L	L	L	L
L	Х		Co	unt	
Х	L		Co	unt	

MM74C90 • MM74C93

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin (Note 1)	–0.3V to V _{CC} +0.3V
Operating Temperature Range (T _A)	
MM74C90, MM74C93	$-40^{\circ}C$ to $+85^{\circ}C$
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V _{CC} Range	3V to 15V

Absolute Maximum V _{CC}	18V
Storage Temperature Range (T _S)	-65°C to +150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC Electrical Characteristics


Min/Max limits apply across temperature range unless otherwise noted Symbol Conditions Min Тур Max Units Parameter CMOS TO CMOS Logical "1" Input Voltage $V_{CC} = 5V$ 3.5 V_{IN(1)} ν $V_{CC} = 10V$ 8.0 V Logical "0" Input Voltage $V_{CC} = 5V$ V_{IN(0)} 1.5 V $V_{CC} = 10V$ 2.0 V $V_{CC} = 5V, I_{O} = -10 \ \mu A$ V_{OUT(1)} Logical "1" Output Voltage 4.5 V $V_{CC} = 10V, I_{O} = -10 \ \mu A$ 9.0 V $V_{CC}=5V,\ I_{O}=+10\ \mu A$ V_{OUT(0)} Logical "0" Output Voltage 0.5 V $V_{CC} = 10V, I_{O} = +10 \ \mu A$ 1.0 V $V_{CC} = 15V, V_{IN} = 15V$ 0.005 1.0 μΑ I_{IN(1)} Logical "1" Input Current $V_{CC} = 15V, V_{IN} = 0V$ Logical "0" Input Current -1.0 -0.005 μΑ I_{IN(0)} Supply Current $V_{CC} = 15V$ 0.05 300 μΑ I_{CC} CMOS/LPTTL INTERFACE Logical "1" Input Voltage V_{IN(1)} MM74C90, MM74C93 $V_{CC} = 4.75V$ V_{CC}-1.5 V V_{IN(0)} Logical "0" Input Voltage MM74C90, MM74C93 $V_{CC} = 4.75V$ 0.8 V Logical "1" Output Voltage V_{OUT(1)} MM74C90, MM74C93 $V_{CC} = 4.75 V$, $I_O = -360 \ \mu A$ V 2.4 Logical "0" Output Voltage V_{OUT(0)} MM74C90, MM74C93 $V_{CC} = 4.75V$, $I_{O} = -360 \ \mu A$ 0.4 v OUTPUT DRIVE (See Family Characteristics Data Sheet) (Short Circuit Current) $V_{CC} = 5V, V_{OUT} = 0V$ -1.75 -3.3 Output Source Current mΑ I_{SOURCE} $T_A = 25^{\circ}C$ (P-Channel) Output Source Current $V_{CC} = 10V, V_{OUT} = 0V$ -8.0 -15 mΑ ISOURCE (P-Channel) $T_A = 25^{\circ}C$ Output Sink Current $V_{CC} = 5V, V_{OUT} = V_{CC}$ 1.75 3.6 I_{SINK} mΑ (N-Channel) $T_A = 25^{\circ}C$ Output Sink Current $V_{CC} = 10V, V_{OUT} = V_{CC}$ 8.0 16 mΑ I_{SINK} (N-Channel) $T_A = 25^{\circ}C$

		0 IVI		-		
Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay Time	$V_{CC} = 5V$		200	400	ns
	from A _{IN} to Q _A	V _{CC} = 10		80	150	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	$V_{CC} = 5V$		450	850	ns
	A _{IN} to Q _B (MM74C93)	$V_{CC} = 10V$		160	300	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	$V_{CC} = 5V$		450	800	ns
	A _{IN} to Q _B (MM74C90)	$V_{CC} = 10V$		160	300	ns
t _{pd0} , t _{pd1}	Propagation Delay Time	$V_{CC} = 5V$		500	1050	ns
	from A _{IN} to Q _C (MM74C93)	$V_{CC} = 10$		200	400	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	$V_{CC} = 5V$		500	1000	ns
	A _{IN} to Q _C (MM74C93)	$V_{CC} = 10V$		200	400	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	$V_{CC} = 5V$		600	1200	ns
	A _{IN} to Q _D (MM74C93)	$V_{CC} = 10V$		250	500	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	$V_{CC} = 5V$		450	800	ns
	A _{IN} to Q _D (MM74C90)	$V_{CC} = 10V$		160	300	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	$V_{CC} = 5V$		150	300	ns
	R_{01} or R_{02} to Q_A , Q_B , Q_C or Q_D	$V_{CC} = 10V$		75	150	ns
	(MM74C93)					
t _{pd0} , t _{pd1}	Propagation Delay Time from	$V_{CC} = 5V$		200	400	ns
puo pui	R_{01} or R_{02} to Q_A , Q_B , Q_C or Q_D	$V_{CC} = 10V$		75	150	ns
	(MM74C90)					
t _{pd0} , t _{pd1}	Propagation Delay Time from	$V_{CC} = 5V$		250	500	ns
	R_{91} or R_{92} to Q_A or Q_D	$V_{CC} = 10V$		100	200	ns
	(MM74C90)					
t _{PW}	Min. R ₀₁ or R ₀₂ Pulse Width	$V_{CC} = 5V$	600	250		ns
	(MM74C93)	$V_{CC} = 10V$	30	125		ns
t _{PW}	Min. R ₀₁ or R ₀₂ Pulse Width	$V_{CC} = 5V$	600	250		ns
	(MM74C90)	$V_{CC} = 10V$	300	125		ns
t _{PW}	Min. R ₉₁ or R ₉₂ Pulse Width	$V_{CC} = 5V$	500	200		ns
	(MM74C90)	$V_{CC} = 10V$	250	100		ns
t _r , t _f	Maximum Clock Rise	$V_{CC} = 10V$			15	μs
	and Fall Time	$V_{CC} = 10V$			5	μs
t _W	Minimum Clock Pulse Width	$V_{CC} = 5V$	250	100		ns
		$V_{CC} = 10V$	100	50		ns
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$	2			MHz
WIPWA		$V_{CC} = 10V$	5			MHz
C _{IN}	Input Capacitance	Any Input (Note 3)	-	5		pF
	Power Dissipation Capacitance	Per Package (Note 4)		45		p. pF


Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C_{PD} determines the no load ac power consumption of any CMOS device. For complete explanation see Family Characteristics application note— AN-90.




Switching Time Waveforms



MM74C90 and MM74C93 are solid line waveforms. Dashed line waveforms are for MM74C90 only.

www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.